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In this paper, a processing element (PE) is characterized by its computation 
bandwidth, I/O bandwidth, and the size of its local memory. In carrying out a 
computation, a PE is said to be balanced if the computing time equals the I/O time. 
Consider a balanced PE for some computation. Suppose that the computation band- 
width of the PE is increased by a factor of a relative to its I/O bandwidth. Then when 
carrying out the same computation the PE will be imbalanti, i.e., it will have to wait 
for I/O. A standard method of avoiding this I/O bottleneck is to reduce the overall 
I/O requirement of the PE by increasing the size of its local memory. This paper 
addresses the question of by how much the PE’s local memory must be enlarged in 
order to restore balance. 
The following results are shown: For matrix computations such as matrix multi- 
plication and Gaussian elimination, the size of the local memory must be increased 
by a factor of a2. For computations such as relaxation on a R-dimensional grid, the 
local memory must be enlarged by a factor of ok. For some other computations such 
as the FFT and sorting, the increase is exponential; i.e., the size of the new memory 
must be the size of the original memory to the ath power. All these results indicate 
that to &sign a balanced PE, the size of its local memory must be increased much 
more rapidly than its computation bandwidth. This phenomenon seems to be common 
for many computations where an output may depend on a large subset of the inputs. 
Implications of these results for some parallel computer architectmes are also 
discussed. One particular result is that to balance an array of p linearly connected PEs 
for performing matrix computations such as matrix multiplication and matrix trian- 
gularization, the size of each PE’s local memory must grow linearly with p. Thus, 
the larger the array is, the larger each PE’s local memory must be. 0 1985 Academic 
Press. Inc. 
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1. INTK~DuCTION 
With today’s technology, the challenge in designing a high-performance 
computer is usually not in providing processing elements with the required 
high-computation bandwidths, but in making sure that information can flow 
to and from these elements with sufficient speed. For example, very fast 
processing elements can be built using off-the-shelf 16-MHz, 32-bit micro- 
processors (Gupta and Toong, 1983) and/or floating-point chips capable of 
delivering 10 million operations per second (Frandrianto and Woo, 1985). 
The computation bandwidth of such a processing element can be further 
increased by incorporating multiple copies of these chips and operating them 
in parallel. However, the I/O bandwidth with the rest of the system (e.g., 
system memory and interconnections) cannot be increased as easily, and as 
a result it often becomes a bottleneck for the performance of the entire system. 
A standard approach to alleviating this I/O problem is to provide a local 
memory at a processing element. This local memory can “cache” frequently 
used data and instructions, so that the required I/O bandwidth with the outside 
world is reduced. It is well known that the size of the local memory must be 
large if the computation bandwidth of the processing element is large, as 
represented by the “Amdahl’s rule” (Siewiorek et al., 1982). But exactly how 
large should this local memory be? This paper answers the question for 
several important computational tasks. 
To help study the problem formally, an information model is introduced in 
Section 2 to characterize a processing element. Section 3 derives results on 
how the local memory of a processing element must be increased as the 
computation bandwidth increases. Section 4 discusses implications of these 
results for some parallel computer architectures. Concluding remarks are 
provided in Section 5. 
2. THE I~ORMATION MODEL 
As illustrated in Fig. 1, we characterize a processing element (PE) by: 
1. C: the computation bandwidth, which is the number of operations 
that the PE can deliver per second; 
2. IO: the NO bandwidth, which is the number of words that the PE can 
communicate with the outside world per second; and 
3. M: the size of the PE’s local memory, in terms of number of words. 
In carrying out a computation such as the fast Fourier transform (FFT) or 
matrix multiplication, a PE is said to be balanced if the I/O time equals the 
computing time. When a PE is balanced for a given computation, we know 
that its computation, I/O, and memory subsystems are not over- or under- 
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FIG. 1. Processing element characterized by its computation bandwidth (C), I/O bandwidth 
(IO), and size of local memory (M). 
designed for that computation. A challenge for computer architects is to keep 
a PE balanced, while taking advantage of technological opportunities uch as 
large increases in computation bandwidth. Since it is usually difficult or 
expensive to increase the I/O bandwidth, we ask the following question: 
Assume that a PE is balanced for a given computation. Now C/IO is in- 
creased by a factor of (Y. To rebalance the PE for the same computation 
(without increasing ZO), by how much must h4 be increased? 
The following symbols and equalities are useful in deriving answers to the 
question. For carrying out a given computation on a PE, let Ccomp (“cost for 
computation”) and Ci, (“cost for I/O”) denote the total number of operations 
needed for the computation and for the f/O, respectively. We assume that one 
L/O operation can transfer a word to or from the PE. Then the computing and 
I/O times are C camp/C and Ci, /ZO 3 respectively. Therefore, the PE is balanced 
if and only if 
ccomp =c’o 
C IO ' 
or 
C -= ceomp 
IO C& * 
Now suppose that C/IO is increased by a factor of (Y. Then by (1) the PE is 
rebalanced if and only if the ratio Cmp /C’io is increased by a factor of a. This 
provides a method that we can use in rebalancing a PE. For many com- 
putations, this can be accomplished by increasing the size of the PE’s local 
memory. 
To be precise, let i&d be the size of the original local memory, and M, 
the minimum size of the new memory necessary to rebalance the PE. In the 
rest of the paper, we study by how much (expressed in terms of a) M, must 
be larger than Mold. 
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3. RESULTS MIRSOMECOMPUTATIONS 
Consider a PE that is balanced for a given computation. Now suppose that 
C/Z0 is increased by a factor of (Y. This section derives answers to the 
question proposed in the preceding section for several computations. The 
following is a summary of the results: 
*Matrix computation such as matrix multiplication and triangularization: 
M new = a2M0,c,; 
*Grid computation: 
0 two-dimensional: M, = ~Y~M~,~; 
ad-dimensional: M,, = cydMOId; 
*WI’: Mnew = MdLI; 
l Sorting: M, = (MOIJu; 
*I/O bounded computations uch as matrix-vector multiplication and solu- 
tion of triangular linear systems: Impossible; i.e., PE cannot be rebalanced by 
merely enlarging its local memory, without increasing its I/O bandwidth. 
Throughout his section, we will assume that for all the computations the 
problem size N is arbitrarily large, and that N is much larger than the size of 
the PE’s local memory M. 
3.1. Matrix Multiplication 
Consider the problem of multiplying two N X N matrices, assuming a local 
memory of size M. In the following, we use a decomposition scheme that 
minimizes the I/O requirement of the PE. 
The product matrix is computed in (N/X@)’ steps, each being the com- 
putation of a a x a submatrix of the product matrix. Every step is a 
multiplication of a V% X N submatrix of the fhst input matrix with an 
N x m submatrix of the second. This can be carried out in 
c comp = @(N * M) arithmetic operations,’ and Cio = O(N - a) I/O oper- 
ations. Thus, 
% = @(t/ii?). 
10 
(2) 
Assume that for this computation, the PE is balanced. Now suppose that 
the computation bandwidth is increased by a factor of (r relative to the I/O 
bandwidth. Then by (l), for rebalancing the PE, we must increase C-/Cio 
by a factor of LY. From (2), we see that this can be done only ifM is increased 
by a factor of cr2. That is, for this matrix multiplication computation, we have 
M new = cr2Mold. (3) 
ti”~f~~s~m9) meansf(N) = c. g(N) + lower-order terms in N, where c is some posi- 
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The decomposition scheme we use here for matrix multiplication is just one 
of many possible ones. It has been shown (Hong and Kung, 1981) that for 
matrix multiplication, any decomposition scheme yields 
where the function h(M) cannot exceed a in order of magnitude. This 
implies that the result of (3) is the best possible among all decomposition 
schemes, as far as minimizing M, is concerned. 
3.2. Matrix Triangularization 
Given an N X N matrix A, the triangularization problem is to determine an 
N X N “multiplier matrix” Q and an upper triangular matrix U such that 
QA = V. 
By triangularization, many problems in matrix computation can be reduced 
to that of solving triangular linear systems. For example, this is the major step 
in all direct methods for solving linear systems. When Q is restricted to be an 
orthogonal matrix, it is also the key step in computing least squares olutions 
and in the QR algorithm for computing eigenvalues. Gaussian elimination and 
Givens rotation are standard algorithms for triangularization. 
The triangularization problem can be solved in N/A& steps, where each 
step annihilates portions of a consecutive columns which are in the lower 
triangular part, and updates the rest of the matrix to prepare it for the next 
step. It is easy to check that the first step can be carried out in 
c,, = O(N2 * a) arithmetic operations, and Cio = O(N’) I/O operations, 
assuming a local memory of size M. Thus, 
The same ratio is maintained for all the steps. Therefore, as in the case of 
matrix multiplication, we have 
M new = a2M,,,,+ 
3.3. Grid Computation 
Consider a two-dimensional grid computation. Given an N X N grid, the 
task is to perform a large number of iterations on the grid, where each 
iteration involves updating every grid point by some weighted average of 
points in a surrounding window of fixed size. For some applications, on the 
152 H. T. KUhW 
order of N iterations may be performed. In scientific computation and image 
processing, this computation is usually called relaxation. 
Assume that the computation is performed by an array of PEs. Each PE is 
responsible for the storing and updating of all the grid points in a a X fi 
subgrid. For every iteration, each PE performs C,,,,, = O(V% X a) 
arithmetic operations, and Ci, = O(VZ) I/O operations. Thus, for the two- 
dimensional grid computation, we have 
M new = a2M0,,. 
It is straightforward to show that for a d-dimensional grid computation, we 
have 
M new = adMOld. 
3.4. Fast Fourier Transform 
Consider the problem of computing an N-point discrete Fourier transform 
by the fast Fourier transform (FlT) algorithm, assuming a local memory of 
size M. 
Decomposition for the FFI is not as straightforward as that for matrix 
multiplication and other computations considered above. Figure 2 depicts an 
N-point FIT computation and a decomposition scheme for N = 16 and 
M = 4. Results of subcomputation blocks are shuffled before they are used 
as inputs of other subcomputation blocks. Note that each subcomputation 
block is sufficiently small that it can be entirely carried out inside a PE with 
M words of local memory. Each subcomputation performs C,,, = 
O(M * 1ogzM) arithmetic operations, and Ci, = O(M) I/O operations. Thus 
he = O(log2M). 
.6 
b 
IS. 2. (a) sixteen-point l+T; (b) decomposing the FFT. 
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This implies that to increase the ratio C-r/C, by a factor of (Y, we must 
increase M to M”. Therefore for the FFI, we have 
It has been shown (Hong and Kung, 1981) that for the FFT, any decom- 
position scheme yields 
where the function k(M) cannot exceed logzM in order of magnitude. This 
implies that the result of (4) is the best possible among all decomposition 
schemes, as far as minimizing M,,,, is concerned. 
3.5. Sorting 
Consider the problem of sorting N keys by comparisons only. We will 
perform the sorting in two phases. Phase 1 sorts the N/M subsets of M keys 
each to produce N/M sorted lists. Phase 2 merges the sorted lists using an 
M-way merge algorithm. In phase 1, for each subset we perform 
cm = O(M * log* M) comparisons, and Cio = O(M) I/O operations, and 
this can be carried out in a local memory of size M. In phase 2, for each 
M-way merge we maintain a heap of M elements which are the first elements 
of the current M sorted lists. The heap can be implemented in a memory of 
size M, and for each I./O operation to the heap there are O(log,M) com- 
parisons to be performed. Therefore for both phases, we have 
% = O(log*M). 
10 
Like the FFI case, this implies that for sorting, 
M new = (Mol2. (5) 
Using an information-theoretic argument, it is quite easy to show (Song, 
1981) that the result of (5) is the best possible among all sorting methods, as 
far as minimizing Mmw is concerned. 
3.6. II0 Bounded Computations 
All the computations considered so far have been computation bounded, in 
the sense that computation takes more operations than I/O in order of mag- 
nitude. Computations that are not computation bounded are called Z/O 
bounded. Matrix-vector multiplication and solution of triangular linear sys- 
tems are examples of I/O bounded computations. For I/O bounded com- 
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putations, after an increase of C/IO for a PE, there is no way to rebalance 
the PE by merely enlarging its local memory without increasing 10. The 
reason is that for these computations, inputs and intermediate results are not 
used more than a constant number of times on the average, so having a local 
memory to buffer data will not reduce the overall I/O requirement of the PE 
after the size of the memory exceeds certain constant. 
4. IMPLICATI~NSFORS~ME PARALLEL COMPUTER ARC- 
The summary of results in the beginning of Section 3 suggests a 
classification of computations in terms of their memory requirements in 
achieving balanced architectures. Consider, for instance, scientific com- 
putations. They involve matrix triangularization, matrix multiplication, grid 
computations of various dimensionalities, and also sparse matrix operations 
that have relatively high I/O requirements. Therefore in view of the results of 
Section 3, for scientific computations it is reasonable to assume the following: 
M,, z a’M,,,,+ (6) 
That is, if the computation bandwidth of a PE is increased by a factor of (Y 
relative to its I/O bandwidth, then the size of the PE’s local memory must be 
increased by a factor of at least a’. 
For the rest of this section, we consider designing mesh-connected parallel 
computers for computations for which (6) holds. 
On a parallel computer, a computation that is usually performed by one PE 
in a conventional serial machine is carried out by a collection of, say, p PEs. 
We can view this collection of p PEs as a new processing element that has p 
times as much computation bandwidth as the old PE. With this viewpoint, 
parallel processing is just a particular method of increasing the computation 
bandwidth of a PE. Therefore our methodology for rebalancing a PE by 
increasing the size of its local memory applies directly to parallel architec- 
tures. This is shown in the following subsections. 
4.1. One-Dimensionul Processor Array 
We want to usep linearly connected PEs to perform computations that were 
formerly done by a single PE, as illustrated in Fig. 3. The collection ofp PEs 
-i-l- II+c+**--cl- 
Before: 1 PE Now: p PEs 
FIG. 3. Using p PEs to perform computation formerly done by one PE. 
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can be viewed as a “new processing element” that has p times as much 
bandwidth as the original PE. The I/O bandwidth of this “new processing 
element” is the same as that of the original PE, as only the two boundary PEs 
in the PE collection can communicate with the outside world. Therefore with 
respect o the “new processing element,” the C/Z0 is increased by a factor 
of cy = p. This implies from (6) that the “new processing element” should 
have a total of at least p ’ times as much local memory as the original PE. That 
is, in the parallel arrangement, each PE should have at least p times as much 
local memory as the original PE. This translates to the following result: 
When using an array of linearly connected PEs for computations for which (6) 
holds, the size of each PE’s local memory should grow at least linearly with 
the number of PEs in the array, to keep the array balanced. 
4.2. Two-Dimensional Processor Array 
We want to use p x p two-dimensional connected PEs to perform com- 
putations that were formerly done by a single PE, as illustrated in Fig. 4. By 
arguments imilar to those used for the case of the one-dimensional processor 
array above, the computation and I/O bandwidths of this two-dimensional 
array of PEs are p * and p times larger than those of the original PE, re- 
spectively. Therefore, C/IO is increased by a factor of a! = p. For com- 
putations such as matrix multiplication where (6) holds with equality, the 
parallel arrangement should have a total of p* times as much local memory 
as the original PE. This is automatically satisfied, since there are p* PEs in 
the parallel setup. Therefore, we have the following result: 
When using a square array of mesh-connected PEs for computations for 
which (6) holds, it is possible to make the size of each PE’s local memory to 
-o- 88- . l 
:  :  
- 
8 
. . . -o--o----o 
Before: 1 PE Now: p X p PEs 
FIG. 4. using p X p PE-s to perform computation formerly done by one PE. 
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be independent of the number of PEs in the array, while keeping the army 
balanced. That is, the processor array is automatically balanced as more PEs 
with local memories of the same size are added to the array. 
The possibility referred to above depends on whether or not the com- 
putation can actually be decomposed for the parallel execution on the pro- 
cessor array. This is possible, for example, for matrix multiplication and 
trianguhuization, as demonstrated by various two-dimensional systolic arrays 
for these computations (Gentleman and Kung, 1981; Kung and Leiserson, 
1978). 
However, for computations (such as the d-dimensional grid computation 
with d > 2) where (6) holds with a strict inequality, an automatically re- 
balanced, square processor array is never possible. For these computations, 
the size of each PE’s local memory must be increased as the size of the array 
increases. 
5. CONCLUDINGREMARKS 
For most of the computations considered in this paper, to rebalance a PE, 
the size of its local memory must be increased much more rapidly than its 
computation bandwidth, if the II0 bandwidth is kept constant. For some 
computations such as the FFI and sorting, the local memory size must be 
increased exponentially as computation bandwidth increases. In this case, the 
size of the local memory may become unrealistically large, and the size of the 
application may also have to become unrealistically large in order to utilize 
all the memory. Therefore, for these computations one should not expect any 
substantial speedup without a significant increase in the PE’s I/O bandwidth. 
Since increasing I/O bandwidth is difficult in practice, this partially explains 
why the performance of computer systems in general has not kept up with the 
rapid improvement in the computation bandwidth of processing elements. 
For parallel architectures; we have shown configurations where each PE’s 
memory should grow at least linearly with the number of PEs in the parallel 
system. 
The CMU Warp machine (Arnould et al., 1985; Gross et al., 1985) con- 
sists of a one-dimensional systolic array, which is an array of linearly con- 
nected, programmable PEs. With a local memory of up to 64K 32-bit words, 
each PE can perform 10 million 32-bit floating-point operations per second, 
and transfer 20 million words per second to and from its neighboring PEs. 
Having a rather large I/O bandwidth and a relatively large local memory for 
each PE of the Warp machine reflects the results of this paper. 
The methodology and analysis techniques of this paper can be used for 
many other computations and architectures in addition to those considered 
here. Further work in characterizing other computations, in terms of their 
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memory requirements for achieving balanced architectures, and in analyzing 
the impact of these results to various architectures, will certainly provide 
additional insights to the design of high-performance computers. 
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